Design&Verification: Mentor @ DAC Extended Schedule- July 13, 2010

22 Sessions with Q&A to address your design challenges 
http://ow.ly/2aIz9 

Looks interesting (and free) to me.  From the LinkedIn 

FPGA/CPLD Design Group

Cheers,
Connie