9/16: OVM and UVM - Building a SystemVerilog Testbench Webinar

Yes, it's a vendor presentation, but if one wants a little OVM/UVM exposure, or just a shot at a few answers from John Aynsley 

(he's a pretty smart guy), it seems like a good free opportunity...   :-)

------------------------------------------------------------------------------------------------------------------------------------------

Webinar title: OVM and UVM - Building a SystemVerilog Testbench in Riviera-PRO™ 

These events fill up fast so don't delay in registering today! 

------------------------------------------------------------------ 
Date :  September 16, 2010 
Time : 11:00 am - 12:00 pm Pacific Daylight Time (USA) 

 

------------------------------------------------------------------ 
Date :  September 16, 2010 
Time : 3:00 pm - 4:00 pm Central European Summer Time 

 

Presenters : 
Mr John Aynsley, Doulos, CTO and Co-Founder 
Jaroslaw (Jerry) Kaczynski, Aldec, Inc., Research Engineer 


Abstract : 
Aldec has recently added support for the Open Verification Methodology (OVM) for SystemVerilog, which is the basis of Accellera's forthcoming standard Universal Verification Methodology (UVM). Resulting from years of experience w! ithin lead design verification teams and EDA companies, OVM provides c ommon building blocks and predefined mechanisms for creating reusable and expandable test environments that take full advantage of SystemVerilog and SystemC verification capabilities. This webinar introduces basic OVM concepts and shows how users with different levels of experience can rely on OVM to quickly build up a layered, coverage driven, transaction-level verification environment which can be reused across different designs. These concepts apply equally well to UVM.
Aldec provides a precompiled OVM library and a SystemVerilog compatible simulator to help customers take advantage of this latest design verification technology to meet the challenge of verifying today's complex designs. 

Agenda :

• State-of-the-art Verification Techniques
• Verification Standards – SystemVerilog, OVM, and UVM
• Learning and Using OVM
• Using OVM library in Riviera-PRO
• OVM/UVM support from t! he industry and user community
• Question and Answer session

View All Aldec Events: http://www.aldec.com/Events   
We hope you and your colleagues will attend. 

Thank you. 
The Marketing Communications Team 
Aldec, Inc. 
Tel: +1 (702) 990-4400 
E-mail: sales@aldec.com   
http://www.aldec.com/

-------------------------------------------------------------------------------- 

Sounds like a pretty good event!

Cheers,
Connie