Productivity & Coverage for UVM - Mentor Graphics

Productivity & Coverage for UVM

SEMINAR

View All Events

Register Now

Sep 19, 2012  Denver, CO (Grand Hyatt)  8:30 AM - 3:30 PM US/Mountain	Register
Oct 9, 2012  Santa Clara, CA (Hilton Santa Clara)  8:30 AM - 3:30 PM US/Pacific	Register

Overview

As SoC and ASIC designs continue growing in both size and complexity and FPGA devices now becoming SoCs themselves, design and verification teams are constantly searching for ways to increase their verification productivity and design quality to keep up with this growing challenge. There have been several methodologies introduced in the past that are aimed at addressing these challenges. Accellera’s Universal Verification Methodology (UVM), with its library created in SystemVerilog, is the first methodology that incorporates lessons learned from those previous methodologies and is supported and endorsed by all three major vendors in addition to a growing Eco-System of providers.

There is a great deal of buzz around UVM today. Engineers and managers want to understand better how it will benefit them, what effort will it take to adopt, what is available to help, how they fit it into their current environment and do they have the right people to maximize its benefits.

What You Will Learn

This seminar will deliver a comprehensive overview of how UVM can be used for maximum verification throughput and the tools available around it to both ease adoption and improve productivity. During this seminar you will learn:

• Keys and techniques for effective Verification Planning and Management for UVM
• A staged approach for UVM adoption using UVM Express
• Tools and techniques to track Design Requirements through verification
• Tools and techniques to manage verification regression runs, track verification and simulation with a testplan, automatically analyze results, instantly understand status of projects, and analyze trends during verification
• Best practices and tools to create your UVM testbench and capabilities of UVM Verification IP
• Best practices and tools to effectively debug your UVM testbench alongside your design
• How to automate, track and accelerate coverage closure
• Complementing UVM with easy to use static tools for more comprehensive verification

ABOUT THE PRESENTER

Harry Foster

Harry Foster is Chief Verification Scientist for Mentor Graphics' Design Verification Technology Division. He holds multiple patents in verification and has co-authored five books on verification--including the 2008 Springer book Creating Assertion-Based IP. Harry was the 2006 recipient of the Accellera Technical Excellence Award for his contributions to developing industry standards, and was the original creator of the Accellera Open Verification Library (OVL) standard.

Who Should Attend

Design and Verification engineers looking to improve their verification by adopting UVM and existing UVM users looking to increase their UVM productivity further by incorporating UVM aware tools and techniques.

AGENDA

• 8:30 – 9:00 - Registration and Continental Breakfast
• 9:00 – 10:00 - Keynote: From Paradox to Paradise: Evolving SoC Functional Verification Capabilities, Harry Foster

abstract

• 10:00 – 11:30 - Effective Planning with UVM

abstract

• 11:30 – 12:15 - Lunch
• 12:15 – 1:45 - Building, Running, Understanding your UVM Environment

abstract

• 1:45 – 3:15 - Achieving Coverage Closure Faster with the UVM Methodology

abstract

Productivity & Coverage for UVM - Mentor Graphics:

'via Blog this'